GraphML-Based Exploration and Evaluation of Efficient Parallelization Alternatives for Automation Firmware

Bregenzer, Jürgen (2011) GraphML-Based Exploration and Evaluation of Efficient Parallelization Alternatives for Automation Firmware. In: Graph Drawing 18th International Symposium, GD 2010, September 21-24, 2010, Konstanz, Germany , pp. 389-390 (Official URL: http://dx.doi.org/10.1007/978-3-642-18469-7_36).

Full text not available from this repository.

Abstract

Graphs are an accepted and popular way of representing and solving problems of various kinds. Thus, applications of graphs as well as related topics such as graph visualization and graph representation are numerous. Our application is located in the domain of industrial automation and driven by the need of parallelizing our controller's firmware for the upcoming multi-core CPUs. As efficiency matters, we thereby aim at gaining maximum performance increases by spending no more implementation effort than necessary. In order to achieve that objective, we at first want to explore, evaluate and visualize those efficient parallelization alternatives by means of a graph-based model of our firmware. Thus, we are currently developing the EEEPA ( Exploration and E valuation of Efficient Parallelization Alternatives) tool for this purpose. Thereby, we have chosen and extended GraphML 1, a widespread format for graph representation.

Item Type:Conference Poster
Additional Information:10.1007/978-3-642-18469-7_36
Classifications:S Software and Systems > S.120 Visualization
ID Code:1224

Repository Staff Only: item control page

References

Brandes, U., Eiglsperger, M., Herman, I., Himsolt, M., Marshall, M.S.: GraphML Progress Report: Structural Layer Proposal. In: Mutzel, P., Jünger, M., Leipert, S. (eds.) GD 2001. LNCS, vol. 2265, pp. 501–512. Springer, Heidelberg (2002)